Abstract -Active gate control techniques are introduced in this paper for flexibly and independently controlling the dv/dt and di/dt of insulated-gate power devices during hard-switching events. In the case of dv/dt control, the output voltage dv/dt can be controlled over a wide range by electronically adjusting the effective gate-to-drain (-collector) capacitance (i.e., Miller capacitance). For di/dt control, similar techniques are applied for electronically adjusting the output current di/dt over a wide range using voltage feedback from a small inductor connected in series with the switch's source (emitter) terminal. Both techniques are designed to maximize their compatibility with power module implementations that combine the power switch and its gate drive, including integrated circuit gate drives. Simulation and experimental results are included to verify the desirable performance characteristics of the presented dv/dt and di/dt control techniques.
I. INTRODUCTION
Techniques are often desired for actively controlling the output terminal dv/dt and di/dt of insulated-gate power devices such as MOSFETs and IGBTs in hard-switched converters in order to reduce electromagnetic interference (EMI) and voltage overshoots without requiring bulky and lossy snubber circuits [1] [2] [3] [4] . In hard-switched applications requiring series or parallel connections of several MOS-gated power switches, these dv/dt and di/dt control techniques are critical to insuring that the voltage or current is properly shared among the power devices during the switching transients.
Several techniques have been reported for providing such features using gate control schemes [5] [6] [7] [8] [9] . Most of this prior work has been targeted at improved voltage sharing among series-connected switches without providing external control of the dv/dt or di/dt rates. An exception is [8] , which uses a closed-loop op-amp circuit to actively control the collector voltage during switching transients.
Flexible dv/dt and di/dt control techniques are presented in this paper that have been developed to achieve the following two specific objectives: 1) independent control of the output terminal dv/dt and di/dt rates that are adjusted electronically over a wide range without the need to change passive components; and 2) maximum compatibility with integrated This work was supported primarily by the ERC program of the US National Science Foundation under Award Number EEC-9731677. For dv/dt control, the output voltage dv/dt rate can be controlled by electronically adjusting the effective gate-todrain capacitance (i.e., Miller capacitance) in order to dynamically control the gate charging current. For di/dt control, similar techniques are applied to electronically adjust the output current di/dt over a wide range using voltage feedback from a small inductor connected in series with the switch's source (emitter) terminal. Both of these techniques can be combined to provide flexible and independent control of the power device dv/dt and di/dt switching rates during both turn-on and turn-off events in hard-switching applications. Figure 1 shows the equivalent model for the flexible dv/dt control topology applied to the gating circuit for an IGBT. A small external capacitor C M is used to sense the switch's collector (C) terminal voltage derivative dv/dt and to generate current feedback to the gate (G) terminal for dv/dt control. The impact of gate-collector capacitance on reducing the dv/dt of three-terminal switching devices is a well-understood phenomenon known as the Miller effect [10] .
II. dv/dt SWITCHING RATE CONTROL TECHNIQUES

A.. Descriptions of dv/dt control techniques
If the physical capacitor value is fixed, its contribution to the gate current will not change for a given dv/dt. However, this new approach introduces a dependent current source at the gate node whose current is proportional to the value of the capacitor current I m , achieving the same effect as changing the value of the external Miller capacitor C M . In fact, the net effect of the control circuit can be interpreted as providing an electronically-controlled Miller capacitance.
The net current at gate node contributed by the external Miller capacitor combined with the dependent source is +I m (1-A) . Adjusting the value of A over a range including positive and negative polarities makes it possible to electronically increase or decrease the effective value of the total Miller capacitance. Note that if the gain A is set to one, the net contribution to the gate current is zero, canceling the effects of the external Miller capacitor C M .
This approach offers several attractive features for dv/dt control. First, the control circuit activates only when the drain voltage is changing. Second, the control action begins as soon as the collector voltage switching transient begins without additional detection or timing circuits. Third, the ability to electronically control the Miller capacitance makes adjustments of the dv/dt rates particularly easy to accomplish. As a result, this technique offers the basis for flexible dv/dt control that is suitable for fast switching devices without affecting their on-state performance.
The turn-on and turn-off collector voltage dv/dt values delivered by the Fig. 1 control circuit can be expressed as follows [10] :
where
In (1) and (2), the off dv/dt command settings.
increases by reducing the value of A, dv/dt monotonically decreases as indicated by (1) . Note that this particular circuit implementation does not permit A>1, preventing overcompensation of the external Miller capacitance. The same approach described above can also be applied to control the turn-on dv/dt. Since the direction of the Miller capacitor current is opposite during turn-on compared to turnoff, the turn-on dv/dt control circuit ( Fig. 3) is essentially an inverted version of the Fig. 2 turn-off control circuit. Comparing these two figures, it can be noted that the positions of the npn and pnp transistors exchange places in the two control circuits.
B. Simulation of dv/dt Control with 70A IGBT
Simulation of the turn-on and turn-off dv/dt control circuits was conducted using PSPICE models of a 1200V-70A IGBT (IXSK35N120AU from IXYS). All simulation results in this paper have been carried out using PSPICE.
Predicted dv/dt switching waveforms for the 1200V-70A IGBT operating in a hard-switching circuit at 600V and 70A with an inductive load ( 
C. Experimental Results for dv/dt Control with 70A IGBT
Experimental verification of the dv/dt control circuits has been carried out using the same 1200V, 70A IGBT (IXSK35N120AU) that was used in the preceding simulations. Tests have been performed using the following parameters and operating conditions: 
III. di/dt SWITCHING RATE CONTROL TECHNIQUES
A. Technique Description
Flexible control of the transistor di/dt during hard switching can be achieved by applying a dual version of the Miller capacitance used to control dv/dt. Figure 7 shows the equivalent model for the flexible di/dt control topology. The small external inductance L s connected in series with the switch emitter is used to sense the di/dt value and generate feedback voltage for the control circuit. The value of this inductance can be chosen to be sufficiently small that it has negligible effect on the dominant time constant of the gate drive circuit.
Using the same conceptual approach as in the dv/dt equivalent circuit of Fig. 1 , the measured di/dt is used to control a dependent current source that extracts current I f from the switch's gate node. The value of this current is +B·V Ls , where V Ls =L s di/dt and B is an adjustable gain analogous to A in the dv/dt control circuit. Changing B makes it possible to electronically adjust the value of di/dt, providing the same effect as changing the value of the external inductance L s .
This di/dt control circuit offers some of the same fundamental advantages as the dv/dt control circuit introduced above, responding immediately to switch turn-on and turn-off transients without any additional detection or timing circuits. It should be noted that this di/dt control circuit responds to changes in transistor current regardless of whether they are initiated internally by a change in the switch conduction state or externally by a transient in the attached load. However, the value of L s is chosen to be sufficiently small that the di/dt control circuit will not interfere with the gate circuit's on-state operation during normal load variations.
If B is set to zero, the effect of the series emitter inductance L s acting alone is to reduce the di/dt switching rates, similar to the impact of Miller capacitor C M on the dv/dt rates. Increasing the value of feedback current gain B above zero amplifies the effect of the inductance so that the di/dt rates decreases during both turn-on and turn-off.
The switch circuit in Fig. 7 can be modeled as a third-order system due to the two internal device capacitors (C gd and C gs ) and inductor (L s ). However, introduction of realistic device parameters has shown that the system can be approximated very accurately as a simplified first-order system. The resulting closed-form equations for the turn-off and turn-on di/dt during switching events are:
where all of the variables have been previously defined.
Equations (5) and (6) convert the inductor voltage into a proportional current I s and the transistor current mirror consisting of Q 3 and Q 4 repeats this sensing current in Q 3 . The emitter-coupled pair circuit consisted of Q 1 and Q 2 splits I s into two parts whose relative values depend on the control voltage, V c . The unbalanced current mirror consisted of Q 5 , Q 6 , R 5 and R 6 amplifies the current in Q 1 so that a resulting feedback current I f is subtracted from the nominal gate current delivered through R g .
Since I f in this circuit implementation acts to reduce the gate voltage during turn-on events, the output current di/dt is decreased compared to its value without this control circuit. In a manner that is directly analogous to the dv/dt control technique described above, V c electronically adjusts the effective value of the series inductor L s in order to control the di/dt value during either switch turn-on.
Just as in the case of dv/dt control, the turn-on di/dt control technique can also be applied to controlling the turn-off di/dt. The turn-off di/dt control circuit is readily derived as an inverted version of the turn-on di/dt control circuit as shown in Fig. 9 . Diode D S is used to prevent reverse polarity voltages from being applied to Q 3 and Q 4 because of the low breakdown voltage of the npn transistor. Figure 10 shows predicted hard-switching operation using the di/dt control circuitry for the same 1200V,`70A IGBT and operating conditions (600V, 70A) as used earlier for the dv/dt simulations. A small 50nH inductor is introduced in series with the switch's emitter for L s . The value of this external inductor value is important in determining the di/dt controllability range. The external inductor value L s and the maximum value of gain B are selected to demonstrate a 5:1 di/dt control range for both turn-on and turn-off. Both the turn-on and turn-off control circuits are present and traces are 
B. Simulation of di/dt Control with 70A Device
C. Experimental Results of di/dt Control with 70A Device
The basic IGBT test circuit used for the di/dt control investigation is the same as that used earlier for dv/dt control except that an external inductor L s appears in the power circuit instead of the Miller capacitor C M . The power device used in these tests is the same 1200V, 70A IGBT (IXSK35N120AU) that was used in the preceding simulations and the test conditions are similar as well.
Figures 11 and 12 show experimental results for the turn-on and turn-off di/dt control circuits with an 80nH external inductor. For the turn-on case, the value of di/dt varies from 16A/µs to 60A/µs, while for the turn-off case, it varies from 26A/µs to 80A/µs. Similar to the dv/dt circuits discussed earlier, the range of di/dt values demonstrated in these waveforms exceeds 3:1 for both turn-on and turn-off. A wider range of di/dt variation can be obtained by using a larger value of external series inductor consistent with the di/dt expression in (6) .
The current waveforms are well-behaved for all of the test conditions appearing in Figures 11 and 12. Here again, parasitic elements not included in the simulation model account for residual differences between the predicted and measured waveforms. The slight dip in current appearing near the beginning of the turn-off di/dt transient waveforms is coincident with the end of the turn-off voltage transient when the collector voltage is suddenly clamped by the inductor's freewheeling diode. The familiar tail current characteristic of the IGBT [10] is apparent near the end of the turn-off di/dt transient waveforms, particularly for the fastest di/dt setting.
IV. PERFORMANCE EVALUATIONS
Although the basic feasibility of the flexible turn-on and turn-off techniques was established in the preceding sections, there are several other performance aspects of these techniques that deserve attention. The simulation model has been exercised to address several of these issues. First, the interactions between the dv/dt and di/dt control circuits have been investigated to determine the extent of the coupling between them. Second, the sensitivity of the di/dt and dv/dt values to device operating current levels is explored. Finally, the range of usefulness of these techniques is explored by adapting the gate circuits to control a low-current MOSFET as well as a high-current IGBT module.
All of the simulations in this section have been performed with both the dv/dt and di/dt control circuits simultaneously present in the model. This was done so that any potential interactions between the dv/dt and di/dt control circuit under different conditions could be conveniently identified.
A. Control Circuits Interactions
The interactions of the dv/dt and di/dt control circuits have been investigated by including them both in the same simulation model together with the 1200V-70A IGBT. 
B. Effect on Current Amplitude on dv/dt and di/dt Control
The sensitivity of the dv/dt and di/dt values to current amplitude has been investigated by performing simulations with the 70A IGBT at three different current levels -20, 45 and 70A -with fixed dv/dt and di/dt command levels. As shown in Fig. 15 , neither the dv/dt or di/dt rates exhibit any significant change for turn-on or turn-off conditions as the current amplitude is varied over this wide range.
C. Effectiveness for Lower and Higher Current Devices
Simulations have also been carried out for two additional insulated-gate power devices to determine the effectiveness of the dv/dt and di/dt control techniques for devices with widely varying current ratings. More specifically, the simulation study included a 1000V-12A MOSFET (IXFH12N100 from IXYS) and a 1200V-560A IGBT module. Parameters for the 1200V-560A IGBT were derived by paralleling eight of the 1200V-70A IXSK35N120AU devices in the simulation since PSPICE model parameters for a high-current IGBT module (>500A) were not conveniently available.
Figures 16 and 17 show the predicted waveforms for the 1000V-12A MOSFET operating at 600V and 12A during adjustment of dv/dt and di/dt, respectively, with both control circuits present.
The demonstrated control range is approximately 5:1 for both dv/dt and di/dt, and the interaction between the two control circuits is again very low.
Comparable simulation results for the 1200V-560 IGBT modules are shown in Figures 18 and 19 for operation at 600V and 560A with both control circuits present. These waveforms also demonstrate a 5:1 control range for dv/dt and di/dt during both turn-on and turn-off, and low coupling effects between the control circuits.
Taken together, these results suggest that the flexible dv/dt and di/dt control techniques presented in this paper scale well over a wide range of power device current ratings. 
V. CONCLUSIONS
This paper has presented flexible dv/dt and di/dt control techniques for hard-switched inverters that make it possible to conveniently adjust the switching rates during both turn-on and turn-off. These techniques have demonstrated the following combination of attractive features:
• Electronic control of the dv/dt and di/dt rates over a range of at least 5:1 • Well-behaved voltage and current waveforms for all investigated operating conditions with inductive loads • Suitability for use with both IGBTs and power MOSFETs over a wide range of current ratings extending from at least 12A to 560A • No indication of harmful interactions between the dv/dt and di/dt control circuits when both are present. • Suitability of control techniques for implementation in integrated circuits, requiring only a small external capacitor and inductor for dv/dt control and di/dt control, respectively It is well known that the benefits of deduced dv/dt and di/dt in the areas of reduced EMI and improved current sharing must be balanced against attendant increases in device switching losses. Quantitative evaluation of such tradeoffs is beyond the scope of this paper and a subject for future investigation.
Both simulation and experimental results have been presented to confirm the operating characteristics of the dv/dt and di/dt control techniques. Work is continuing to explore how these techniques can be best utilized in future generations of gate drive circuits.
